# Exhibit 16

# THE UNIVERD STAVES OF AMERICA

TO ALL TO WHOM THESE; PRESENTS SHALL COME:

UNITED STATES DEPARTMENT OF COMMERCE

**United States Patent and Trademark Office** 

June 08, 2022

THIS IS TO CERTIFY THAT ANNEXED IS A TRUE COPY FROM THE RECORDS OF THIS OFFICE OF THE FILE WRAPPER AND CONTENTS OF:

APPLICATION NUMBER: 16/391,151

FILING DATE: April 22, 2019 PATENT NUMBER: 10860506 ISSUE DATE: December 08, 2020

Certified by

Performing the Functions and Duties of the

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
16/391,151	04/22/2019	Hyun Lee	129980-5049-US01 3694				
.,	7590 01/10/202 & Bockius LLP (PA)(.		EXAM	MINER			
1400 Page Mill Palo Alto, CA	Road	<u>2</u>	SUN, MI	ICHAEL			
1 410 11110, 011	. 1231		ART UNIT	PAPER NUMBER			
			2183				
			NOTIFICATION DATE	DELIVERY MODE			
			01/10/2020	ELECTRONIC			

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

padocketingdepartment@morganlewis.com vskliba@morganlewis.com

Case 2:22-cv-00293-JRG Document 7:	38-16 Filed 08/08/24	Page 4 of	21 PageID #:		
	Application No. 16/391,151	Applicant(s	1		
Office Action Summary	Examiner MICHAEL SUN	Art Unit 2183	AIA (FITF) Status No		
The MAILING DATE of this communication app Period for Reply	lears on the cover sheet with	the corresponder	ce address		
	VIC OFT TO EVOIDE 2 MC	NITUS EDOM TU	E MAILING		
A SHORTENED STATUTORY PERIOD FOR REPL' DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 date of this communication.  - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a repl will apply and will expire SIX (6) MONTH , cause the application to become ABA	y be timely filed after SIX HS from the mailing date on NDONED (35 U.S.C. § 13	(6) MONTHS from the mailing of this communication.		
Status					
1) ☑ Responsive to communication(s) filed on 22	April 2019.				
☐ A declaration(s)/affidavit(s) under <b>37 CFR</b>	•				
2a) ☐ This action is <b>FINAL</b> . 2b)	This action is non-final.				
3) An election was made by the applicant in reson; the restriction requirement and ele					
<ol> <li>Since this application is in condition for allow closed in accordance with the practice under</li> </ol>					
Disposition of Claims*					
5) Claim(s) 1 is/are pending in the application	ation.				
5a) Of the above claim(s) is/are withdr	awn from consideration.				
6) Claim(s) is/are allowed.					
7) Claim(s) 1 is/are rejected.					
8)  Claim(s) is/are objected to.					
9) Claim(s) are subject to restriction a	nd/or election requirement				
* If any claims have been determined allowable, you may be el	igible to benefit from the <b>Paten</b>	t Prosecution High	nway program at a		
participating intellectual property office for the corresponding apparticipating apparticipa		•			
http://www.uspto.gov/patents/init_events/pph/index.jsp or send	an inquiry to PPHfeedback@	uspto.gov.			
Application Papers					
10) The specification is objected to by the Exami	ner.				
11) ✓ The drawing(s) filed on 22 April 2019 is/are:	a)  accepted or b) □ o	bjected to by the	Examiner.		
Applicant may not request that any objection to the d	• ( )				
Replacement drawing sheet(s) including the correction	on is required if the drawing(s) is	s objected to. See 3	7 CFR 1.121(d).		
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for forei	an priority under 35 U.S.C.	8 119(a) <sub>-</sub> (d) or (	·f/		
Certified copies:	gn priority under 33 0.3.0	. 9 113(a)-(u) 01 (	.1).		
a) All b) Some** c) None of t	the:				
1. Certified copies of the priority docur					
2. Certified copies of the priority docur			)		
3. Copies of the certified copies of the	priority documents have b	• •	<del></del>		
application from the International Bu ** See the attached detailed Office action for a list of the certifit					
Attachment(s)					
Attachment(s)  1) ✓ Notice of References Cited (PTO-892)	3) 🔲 Interview Su	ımmary (PTO-412)			
· —	Paner No(s)	/Mail Date			
<ol> <li>Information Disclosure Statement(s) (PTO/SB/08a and/or PTO/S Paper No(s)/Mail Date <u>8/20/2019</u>.</li> </ol>	3B/08b) 4) Other:				

U.S. Patent and Trademark Office

PTOL-326 (Rev. 11-13)

Page2

#### Notice of Pre-AIA or AIA Status

The present application is being examined under the pre-AIA first to invent provisions.

#### **DETAILED ACTION**

#### **Status of the Application**

This Office Action is in response to Applicant's Continuation filed on 4/22/2019. Claim 1 is pending for this examination.

#### **Information Disclosure Statement**

The information disclosure statement (IDS) submitted on 8/20/2019 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

## **Obvious-Type Double Patenting**

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van* 

Case 2:22-cv-00293-JRG Document 738-16 Filed 08/08/24 Page 6 of 21 PageID #:

Application/Control Number:16/391,151 Art Unit:2183 Page3

*Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on nonstatutory double patenting provided the reference application or patent either is shown to be commonly owned with the examined application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement. See MPEP § 717.02 for applications subject to examination under the first inventor to file provisions of the AIA as explained in MPEP § 2159. See MPEP § 706.02(l)(1) - 706.02(l)(3) for applications not subject to examination under the first inventor to file provisions of the AIA. A terminal disclaimer must be signed in compliance with 37 CFR 1.321(b).

The USPTO Internet website contains terminal disclaimer forms which may be used. Please visit www.uspto.gov/patent/patents-forms. The filing date of the application in which the form is filed determines what form (e.g., PTO/SB/25, PTO/SB/26, PTO/AIA/25, or PTO/AIA/26) should be used. A web-based eTerminal Disclaimer may be filled out completely online using web-screens. An eTerminal Disclaimer that meets all requirements is auto-processed and approved immediately upon submission. For more information about eTerminal Disclaimers, refer to www.uspto.gov/patents/process/file/efs/guidance/eTD-info-I.jsp.

Claim 1 is rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-12 of copending Application No. 15/820,076, now U.S. Patent No. 10,268,608.

Although the claims at issue are not identical, they are not patentably distinct from each other because claim 1 of instant Application, respectively contains every element of claims 1-12 of

Page4

copending Application No. 15/820,076, now U.S. Patent No. 10,268,608, as listed below, and as such anticipate the claims of the copending application:

Claims	Instant Application	Claims	copending Application No.
			15/820,076, now U.S. Patent
			No. 10,268,608
Independent	A memory module operable to	Independent	A memory module operable to
claim 1	communicate with a memory	claim 1	communicate with a memory
	controller via a memory bus,		controller via a memory bus,
	the memory bus including		the memory bus including
	signal lines, the signal lines		signal lines, the signal lines
	including a set of		including a set of
	control/address signal lines and		control/address signal lines and
	a plurality of sets of data signal		a plurality of sets of data/strobe
	lines, the memory module		signal lines, the memory
	comprising:		module comprising:
	a module board having edge		a module board having edge
	connections for coupling to		connections for coupling to
	respective signal lines in the		respective signal lines in the
	memory bus;		memory bus;
	a module control device		a module control device
	mounted on the module board		mounted on the module board
	and configured to receive		and configured to receive
	system command signals for		system command signals for
	memory operations via the set		memory operations via the set
	of control/address signal lines		of control/address signal lines
	and to output module		and to output module command
	command signals and module		signals and module control
	control signals in response to		signals in response to the
	the system command signals,		system command signals, the
	the module control device		module control device being
	being further configured to		further configured to receive a
	receive a system clock signal and output a module clock		system clock signal and output a module clock signal; and
	signal; and		a moduk crock signal, and
	oigilai, and		memory devices mounted on
	memory devices mounted on		the module board and
	the module board and		configured to receive the
	configured to receive the		module command signals and
	module command signals and		the module clock signal and to

Page5

the module clock signal, and to perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices, and wherein the each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal, the each respective buffer circuit including a delay circuit configured to delay the respective set of data signals by an amount determined based on at least one of the module control signals.

perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board, coupled between a respective set of data/strobe signal lines and a respective set of memory devices, and configured to receive the module control signals and the module clock signal the each respective buffer circuit including a data path corresponding to each data signal line in the respective set of data/strobe signal lines, and a command processing circuit configured to decode the module control signals and to control the data path in accordance with the module control signals and the module clock signal wherein the data path corresponding to the each data signal line includes at least one tristate buffer controlled by the command processing circuit and a delay circuit configured to delay a signal through the data path by an amount determined by the command

Page6

	processing circuit in response to at least one of the module				
	control signals.				
Analysis	Examiner points out that the instant claim language is similar to the claim				
	language of copending Application No. 15/820,076, now U.S. Patent No.				
	0,268,608, and as such would be rendered obvious over the already allowed				
	claims of copending Application No. 15/820,076, now U.S. Patent No.				
	10,268,608.				

Claim 1 is rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-22 of copending Application No. 15/426,064, now U.S. Patent No. 9,824,035.

Although the claims at issue are not identical, they are not patentably distinct from each other because claim 1 of instant Application, respectively contains every element of claims 1-22 of copending Application No. 15/426,064, now U.S. Patent No. 9,824,035, as listed below, and as such anticipate the claims of the copending application:

Claims	Instant Application	Claims	copending Application No.
			15/426,064, now U.S. Patent
			No. 9,824,035
Independent claim 1	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data signal lines, the memory module comprising:  a module board having edge connections for coupling to respective signal lines in the memory bus;	Independent claim 1	A memory module operable to communicate with a memory controller via a memory bus, the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising:  a module board having edge connections for coupling to respective signal lines in the memory bus;

Page7

a module control device mounted on the module board and configured to receive system command signals for memory operations via the set of control/address signal lines and to output module command signals and module control signals in response to the system command signals, the module control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock signal, and to perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices, and wherein the each respective buffer circuit is configured to receive

a module control device mounted on the module board and configured to receive memory command signals for a first memory operation from the memory controller via the set of control/address signal lines and to output module command signals and module control signals in response to the memory command signals; and

memory devices mounted on the module board and configured to perform the first memory' operation in response to the module command signals, the memory devices including a plurality of sets of memory' devices corresponding to respective sets of the plurality of sets of data/strobe signal lines; and

a plurality of buffer circuits mounted on the module board in positions corresponding to respective sets of the plurality of sets of data/strobe signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is coupled between a respective set of data/strobe signal lines and a respective set of memory devices, the each respective buffer circuit including data paths for transmitting respective data and strobe signals associated with the first memory operation and logic configured to respond to the

	1		1			
	the module control signals and		module control signals by			
	the module clock signal, and to		enabling the data paths,			
	buffer a respective set of data	spective set of data wherein the logic is further				
	signals in response to the		configured to obtain timing			
	module control signals and the		information based on one or			
	module clock signal, the each		more signals received by the			
	respective buffer circuit		each respective buffer circuit			
	including a delay circuit	during a second memory				
	configured to delay the		operation prior to the first			
	respective set of data signals by	tive set of data signals by me				
	an amount determined based		control timing of the respective			
	on at least one of the module		data and strobe signals on			
	control signals.		the data paths in accordance			
			with the timing information.			
Analysis	Examiner points out that the insta	ınt claim langu	age is similar to the claim			
	language of copending Application No. 15/426,064, now U.S. Patent No.					
	9,824,035, and as such would be	rendered obvio	ous over the already allowed			
	claims of copending Application	No. 15/426,064	4, now U.S. Patent No.			
	9,824,035.					

Claim 1 is rejected on the ground of nonstatutory double patenting as being unpatentable over claims 1-20 of copending Application No. 14/846,993, now U.S. Patent No. 9,563,587.

Although the claims at issue are not identical, they are not patentably distinct from each other because claim 1 of instant Application, respectively contains every element of claims 1-20 of copending Application No. 14/846,993, now U.S. Patent No. 9,563,587, as listed below, and as such anticipate the claims of the copending application:

Claims	Instant Application	Claims	copending Application No.
			14/846,993, now U.S. Patent
			No. 9,563,587
Independent	A memory module operable to	Independent	A memory module operable to
claim 1	communicate with a memory	claim 1	communicate with a memory
	controller via a memory bus,		controller via a memory bus,
	the memory bus including		the memory bus including
	signal lines, the signal lines		signal lines, the signal lines
	including a set of		including a set of

Page9

control/address signal lines and a plurality of sets of data signal lines, the memory module comprising:

a module board having edge connections for coupling to respective signal lines in the memory bus;

a module control device mounted on the module board and configured to receive system command signals for memory operations via the set of control/address signal lines and to output module command signals and module control signals in response to the system command signals, the module control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock signal, and to perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of control/address signal lines and a plurality of sets of data/strobe signal lines, the memory module comprising:

a module board including edge connections for connecting to respective ones of the signal lines in the memory bus;

memory devices mounted on the module board, including a plurality of sets of memory devices, each respective set of memory devices corresponding to a respective set of the data/strobe signal lines;

buffer circuits mounted on the module board in positions corresponding to respective sets of the plurality of sets of data/strobe signal lines, each respective buffer circuit being coupled between a respective set of the data/strobe signal lines and a corresponding set of memory devices; and

a module control device mounted on the module board and configured to receive memory command signals from the memory controller via the set of control/address signal lines and to control the memory devices and the buffer circuits in response to the memory command signals;

wherein the each respective buffer circuit is configured to respond to one or more first

Page 10

data signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices, and wherein the each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal, the each respective buffer circuit including a delay circuit configured to delay the respective set of data signals by an amount determined based on at least one of the module control signals.

control signals from the module control device by receiving write data/strobe signals from the respective set of data/strobe signal lines and transmitting the write data/strobe signals to the corresponding set of memory devices during a memory write operation;

wherein the each respective buffer circuit is further configured to respond to one or more second control signals from the module control device by receiving read data/strobe signals from the corresponding set of memory devices and transmitting the read data/strobe signals to the memory controller via the respective set of data/strobe signal lines during a memory read operation subsequent to the memory write operation; and

wherein the each respective buffer circuit is further configured to time the transmission of the read data/strobe signals during the read operation based on timing information derived from receiving the one or more first control signals and the write data/strobe signals during the write operation.

Analysis

Examiner points out that the instant claim language is similar to the claim language of copending Application No. 14/846,993, now U.S. Patent No. 9,563,587, and as such would be rendered obvious over the already allowed claims of copending Application No. 14/846,993, now U.S. Patent No. 9,563,587.

Claim 1 is rejected on the ground of nonstatutory double patenting as being unpatentable

over claims 1-20 of copending Application No. 13/952,599, now U.S. Patent No. 9,128,632.

Although the claims at issue are not identical, they are not patentably distinct from each other because claim 1 of instant Application, respectively contains every element of claims 1-20 of copending Application No. 13/952,599, now U.S. Patent No. 9,128,632, as listed below, and as such anticipate the claims of the copending application:

Claims	Instant Application	Claims	copending Application No. 13/952,599, now U.S. Patent
			No. 9,128,632
Independent	A memory module operable to	Independent	A memory module to operate in
claim 1	communicate with a memory	claim 1	a memory system with a
	controller via a memory bus,		memory controller, the memory
	the memory bus including		system operating according to a
	signal lines, the signal lines		system clock, the memory
	including a set of		system including a memory bus
	control/address signal lines and		coupling the memory module
	a plurality of sets of data signal		to the memory controller, the
	lines, the memory module		memory bus including a set of
	comprising:		control/address signal lines and
			a plurality of sets of data/strobe
	a module board having edge		signal lines, the memory
	connections for coupling to		module comprising:
	respective signal lines in the		
	memory bus;		a module control device to
			receive memory command
	a module control device		signals from the memory
	mounted on the module board		controller and to output module
	and configured to receive		command signals and module
	system command signals for		control signals in response to
	memory operations via the set		each of the memory command
	of control/address signal lines		signals;
	and to output module		-
	command signals and module		memory devices organized in
	control signals in response to		groups, each group including at

Page11

Page 12

the system command signals, the module control device being further configured to receive a system clock signal and output a module clock signal; and

memory devices mounted on the module board and configured to receive the module command signals and the module clock signal, and to perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data signal lines; and

a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices, and wherein the each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal, the each respective buffer circuit including a delay circuit configured to delay the

least one memory device, the memory devices receiving the module command signals from the module control device and performing one or more memory operations in accordance with the module command signals; and

a plurality of buffer circuits to receive the module control signals, each respective buffer circuit corresponding to a respective group of memory devices and coupled between the respective group of memory devices and a respective set of the plurality of sets of data/strobe signal lines, the respective buffer circuit including data paths for communicating data between the memory controller and the respective group of memory devices, the data paths being controlled by at least one of the module control signals; and

wherein the plurality of buffer circuits are distributed across a surface of the memory module in positions corresponding to respective sets of the plurality of sets of data/strobe signal lines such that each module control signal arrives at the plurality of buffer circuits at different points in time, and

wherein the each respective buffer circuit is configured to determine a respective time interval based on signals

Page 13

	respective set of data signals by		received by the each respective			
	an amount determined based		buffer circuit during a memory			
	on at least one of the module		write operation and is further			
	control signals.		configured to time transmission			
			of a respective set of read data			
			signals received from the			
			respective group of memory			
			devices in accordance with the			
			time interval and a read latency			
			parameter of the memory			
			system during a memory read			
			operation.			
Analysis	Examiner points out that the insta	ant claim langu	age is similar to the claim			
	language of copending Application	on No. 13/952,	599, now U.S. Patent No.			
	9,128,632, and as such would be rendered obvious over the already allowed					
	claims of copending Application	No. 13/952,599	9, now U.S. Patent No.			
	9,128,632.					

### Claim Rejections - 35 U.S.C. § 102

The following is a quotation of the appropriate paragraphs of pre-AIA 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1 is rejected under pre-AIA 35 U.S.C. 102(b) as being anticipated by Manohararajah et al. (US 8,565,033), herein referred to as Manohararajah '033.

Referring to **claim 1,** Manohararajah '033 teaches a memory module operable to communicate with a memory controller via a memory bus (see Fig. 2, wherein memory module 22 communicates with programmable integrated circuit 10 across buses 34 and 36 through memory interface circuitry 24 that includes a memory controller 28), the memory bus including signal lines, the signal lines including a set of control/address signal lines and a plurality of sets of data signal lines (see Fig. 2, wherein bus 34 is used for data / data strobe signals and bus 36 is

Page 14

used for clock / address / commands), the memory module comprising: a module board having edge connections for coupling to respective signal lines in the memory bus (see Fig. 3, wherein the memory modules 22 includes a plurality of memory groups 52 each with respective buss 34 and 36 to connect to programmable integrated circuit 10); a module control device mounted on the module board and configured to receive system command signals for memory operations via the set of control/address signal lines and to output module command signals and module control signals in response to the system command signals, the module control device being further configured to receive a system clock signal and output a module clock signal (see Fig. 3, wherein memory interface circuitry 24 is used to connect to memory modules 22 and would include circuitry for issuing data / data strobe signals on buses 34 and clock / address / command signals across buses 36); and memory devices mounted on the module board and configured to receive the module command signals and the module clock signal, and to perform the memory operations in response to the module command signals, the memory devices including a plurality of sets of memory devices corresponding to respective sets of the plurality of sets of data signal lines (see Figs. 3-5, wherein memory module 22 includes multiple memory groups 52 that connect to memory interface circuit 26 through buses for data / data strobe signals 34 and clock / address / command signals 36, use to perform memory operations utilizing the memory groups 52); and a plurality of buffer circuits corresponding to respective sets of the plurality of sets of data signal lines, wherein each respective buffer circuit of the plurality of buffer circuits is mounted on the module board and coupled between a respective set of data signal lines and a respective set of memory devices, and wherein the each respective buffer circuit is configured to receive the module control signals and the module clock signal, and to buffer a respective set of data signals in response to the module control signals and the module clock signal, the each

respective buffer circuit including a delay circuit configured to delay the respective set of data signals by an amount determined based on at least one of the module control signals (see Figs. 4-5, I/O circuit 54, read-sync buffers 60, read-valid buffers 62; see Col. 1, lines 57-67, Col. 2, lines 1-5, wherein during read and write operations, buffering can be done to synchronize / tune / calibrate reads and writes, also see Col. 2, lines 37-47; see Col. 2, lines 52-64, wherein delays can be introduced using programmable delay chains to provide additional latency to calibrate operations to a desired tuning accuracy; also see Figs. 14-15, wherein read operations and write operations are calibrated by increasing / reducing latency).

#### **Contact Information**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL SUN whose telephone number is (571)270-1724. The examiner can normally be reached on Monday-Friday 8am-4pm EST.

Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Aimee Li can be reached on 571-272-4169. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Case 2:22-cv-00293-JRG Document 738-16 Filed 08/08/24 Page 19 of 21 PageID #: 68710

Application/Control Number:16/391,151 Art Unit:2183 Page 16

applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL SUN/ Primary Examiner, Art Unit 2183

		Case 2:22-cv-00293-JR  Notice of Reference			Application/ 16/391,151	Control No.	Page 20 of 21  Applicant(s)/Pate Reexamination Lee et al.	
		Notice of helefelice	s chea		Examiner MICHAEL SUN		Art Unit 2183	Page 1 of 1
				U.S. P	ATENT DOCU	MENTS	<b>'</b>	l
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Nam	e	CPC Classification	US Classification
*	Α	US-8565033-B1	10-2013	Manoha	ırarajah; Valav	/an	G11C29/028	365/129
*	В	US-20140029370-A1	01-2014	KOSHIZ	ZUKA; Atsuo		G11C7/1051	365/233.13
*	С	US-20060077731-A1	04-2006	Ware; F	rederick A.		G11C5/04	365/194
*	D	US-20070217559-A1	09-2007	Stott; Br	ret G.		H04L7/0037	375/355
*	Е	US-20100271092-A1	10-2010	Zerbe; J	Jared L.		G06F13/4243	327/161
*	F	US-8214616-B2	07-2012	Ware; F	rederick A.		G06F1/06	711/167
*	G	US-8949519-B2	02-2015	Rajan; S	Suresh Natara	jan	G11C5/02	365/189.2
*	Н	US-20020039323-A1	04-2002	Tokuton	ne, Hiroto		G11C7/1066	365/233.12
*	ı	US-20080037412-A1	02-2008	Geile; M	lichael J.		G06F17/14	370/208
*	J	US-7884619-B1	02-2011	Chong; Yan			G01R31/3016	324/601
	K							
	L							
	М							
				FOREIGN	N PATENT DOC	CUMENTS		
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	С	Country	N	lame	CPC Classification
	N							
	0							
	Р							
	Q							
	R							
	S							
	Т				4.TENT BOOK			
*		Incl	udo as applicab		Title Date Pub	lisher, Edition or Volui	mo Portinont Pages)	
*		IIIQII	uue as applicab	ie. Autiloi,	Title Date, Tub	iisher, Lattion or Volui	ne, i eninent i ages)	
	U							
	•							
	V							
	V							

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20200105

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	16/391,151	Lee et al.
	Examiner	Art Unit
	MICHAEL SUN	2183

<b>✓</b>	Rejected	-	Cancelled	N	Non-Elected	Α	Appeal
=	Allowed	÷	Restricted	ı	Interference	0	Objected

CLAIMS										
☐ Claims renumbered in the same order as presented b						t	□ СРА	П.Т.	D. 🗆	R.1.47
CLAIM		DATE								
Final	Original	01/06/2020								
	1	✓								
	<u> </u>									
	+									
	+									
	1									
	+									

U.S. Patent and Trademark Office Part of Paper No.: 20200105